Microchip Technology has launched a new family of 1.2V-output LVCMOS clock buffers aimed at addressing the growing clock ...
Single-chip solutions perform voltage translation across a broad operating range while simplifying interconnection with the ...
The new SY757xx family combines voltage translation, low additive jitter and compact packaging for high-speed FPGA and SoC ...
Data centers, autonomous vehicles, and computer vision applications are pushing the limits of scalable AI compute. Data center chips face multi-trillion parameter models that continue growing every ...
CHANDLER, Ariz. - Microchip Technology Inc. has introduced the DSA504RT, a radiation-tolerant, six-output programmable clock generator designed to simplify timing architectures in spacecraft and other ...
High performance clock buffers — those without phase-locked loops (PLLs) — are often used in communications designs for duplication, distribution and fanout of clock signals. Sensitivity to long-term ...
At a logical level, synchronous designs are very simple and the clock just happens. But the clocking network is possibly the most complex in a chip, and it’s fraught with the most problems at the ...
Already registered? Click here to login now! Attend live for a chance to win a Moku:Go! Clock and timing performance plays a critical role in modern RF, analog, and mixed-signal systems, impacting ...
SY757xx family enables ultra-low additive jitter clock distribution, while maintaining the high clock resolution and signal ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results